[1]
D. Pushkaran and N. Bhaskar, “Parallel AES Encryption Engine for Many Core Processor Arrays Using Masked S-Box”, Int. J. Recent Contrib. Eng. Sci. IT, vol. 2, no. 4, pp. pp. 35–38, Oct. 2014.