Basic Concepts of a Phase-Locked Loop Control System
DOI:
https://doi.org/10.3991/ijoe.v18i13.33419Keywords:
Phase locked loop · phase error · steady-stateAbstract
Phase-locked loop (PLL) is one of the main components of
modern electronic design and has been around for a considerable number
of years. It is a technique that has greatly contributed to the technological advancement of communications and control systems. This paper
presents a phase-locked loop tutorial based on a control system, it gives
a concise review of basic concepts, the different types of PLLs, linear
analysis approaches of analog systems PLL is discussed, furthermore the
theoretical analysis of the steady-state error in detail is presented, and its
simulations of different phase offset values in C program are presented,
and show how the response of the loop changes.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2022 Hanane Sefraoui, Khalid Salmi, Abdelhak Ziyyat
This work is licensed under a Creative Commons Attribution 4.0 International License.
The submitting author warrants that the submission is original and that she/he is the author of the submission together with the named co-authors; to the extend the submission incorporates text passages, figures, data or other material from the work of others, the submitting author has obtained any necessary permission.
Articles in this journal are published under the Creative Commons Attribution Licence (CC-BY What does this mean?). This is to get more legal certainty about what readers can do with published articles, and thus a wider dissemination and archiving, which in turn makes publishing with this journal more valuable for you, the authors.
By submitting an article the author grants to this journal the non-exclusive right to publish it. The author retains the copyright and the publishing rights for his article without any restrictions.
