Design and Analysis of High Performance Frequency Divider in 32 nm CMOS Technology for Biomedical Applications

Authors

DOI:

https://doi.org/10.3991/ijoe.v19i07.39145

Keywords:

low power design,, CMOS digital circuit, high speed, sense amplifier based flip-flop,, counter

Abstract


In this paper, a 3-bit frequency divider (FD) using a novel sense amplifier based flip-flop (SAFF) is presented and demonstrated. The delay in this design was meticulously improved resulting in better values of power delay product (PDP).The latching stage of the proposed design makes use of a novel single ended structure. Comparative analysis in 32 nm CMOS technology using T-SPICE revealed significant and quantitative differences between the proposed design and the existing designs. The PDP results were obtained for ±10% voltage variation, wide temperature range of -40 ℃ to 125 ℃ and at extreme corner cases. Results indicated that the PDP of the new design at nominal operating conditions decreased by minimum of 27.28% and maximum of 57.49%. The proposed design was also at par with available design in terms of area and power. The analysis on the FD proved the assertions that the proposed design is a feasible alternative for high performance applications.

Author Biographies

Sanjay Grewal, Noida International University

Department of Electronics & Communication

Owais Ahmad Shah, Noida International University

Department of Electronics & Communication

Downloads

Published

2023-06-13

How to Cite

Grewal, S., & Shah, O. A. (2023). Design and Analysis of High Performance Frequency Divider in 32 nm CMOS Technology for Biomedical Applications. International Journal of Online and Biomedical Engineering (iJOE), 19(07), pp. 69–87. https://doi.org/10.3991/ijoe.v19i07.39145

Issue

Section

Papers