[1]
S. Hathwalia and N. Grover, “Novel Design of a Digital PLL for Power Reduction”, Int. J. Onl. Eng., vol. 18, no. 07, pp. pp. 57–69, Jun. 2022.